 |
|
|
|
|
|
 Title: |
US3760171:
PROGRAMMABLE CALCULATORS HAVING DISPLAY MEANS AND MULTIPLE MEMORIES
|
| Country: |
US United States of America
| | |
| Inventor: |
Wang, An; Lincoln, MA
Koplow, Harold Stanley; Peabody, MA
Ho, Shu-Kuang; Chelmsford, MA
|
| Assignee: |
Wang Laboratories, Inc., Tewksbury, MA
other patents from WANG LABORATORIES, INC. (618190) (approx. 298)
News, Profiles, Stocks and More about this company
|
| Published / Filed: |
1973-09-18
/ 1971-01-12
|
| Application Number: |
US1971000105875
|
| IPC Code: |
Advanced:
G06F 15/02;
Core:
more...
IPC-7:
G06F 15/00;
G06F 15/02;
|
| U.S. Class: |
Current:
708/130;
708/142;
708/144;
708/174;
708/551;
Original:
235/156;
340/172.5;
|
| Field of Search: |
235/156,159,160,164
340/324 R,172.5,365 R
|
| Priority Number: |
| 1971-01-12 |
US1971000105875 |
|
| Abstract: |
A programmable desk type calculator has a display and a keyboard having a first group of keys for entering numerical values, a second group of keys for entering instructional values including subroutine designators, and a key for causing the calculator to display an extended precision result. The calculator also has a first memory for storing instructional and numerical values, a second memory for storing a plurality of fixed control words, each of which has a plurality of control fields and an arithmetic unit for operating on numerical values in accordance with a series of control words selected in response to an instructional value for producing a result which is displayed directly.
|
| Attorney, Agent or Firm: |
Kirkpatrick, Martin ;
|
| Primary / Asst. Examiners: |
Botz, Eugene G.; Malzahn, David H.
|
| INPADOC Legal Status: |
Show legal status actions
|
| Family: |
None
|
First Claim:
Show all 16 claims |
1. A programmable desk type calculator comprising computation means having an input register, a plurality of registers for storing numerical values, an arithmetic unit for operating on numerical values stored in said registers in accordance with instructional values and producing a result, and bus means connecting said input register and said arithmetic unit to said plurality of registers,
- a keyboard connected to said input register of said computation means, said keyboard having a plurality of manually operable first key elements for entering numerical values into said input register of said computation means, and a plurality of manually operable second key elements for entering instructional values into said input register of said computation means,
- a first memory having first register means connected to said arithmetic unit for storing the value of the result of an operation by said computation means, second register means for storing a sequence of said instructional values, and third register means for storing second register address information for use in controlling the execution of a sequence of instructional values by said computation means,
- display means connected to said first register means, said display means having a predetermined number of display positions for displaying the result of an operation by said computation means,
- a second memory for storing a plurality of predetermined control words,
- each said predetermined control work including a predetermined set of fields, said fields including a plurality of computation means control fields and a further field for use in determining the next control work to be processed,
- address setting means connected between said computation means and said second memory, said second memory being addressable only from said computation means through said address setting means,
- said computation means including means responsive to the control fields of each control work for controlling the operation of said computation means, one of said control fields of each said control work controlling the transfer of numerical values to said arithmetic unit from said registers, a second of said control fields of each said control word controlling transfer of numerical values from said arithmetic unit to said registers, and a third control field of each said control word controlling the transfer of numerical values between said computation means and said first memory,
- means in said computation means and connected to said address setting means and responsive to a single instructional value for deriving an address value related to said single instructional value, and setting said address value into said address setting means, said second memory providing a series of control words in response to said address value, said computation means being operative in response to said series of control words to perform the operation specified by said single instructional value and to store the result of said operation in said first register means,
- and means for successively applying the control words in said series to said computation means to perform said specified operation.
|
| Background / Summary: |
Show background / summary
|
| Drawing Descriptions: |
Show drawing descriptions
|
| Description: |
Show description
|
| Forward References: |
Show 118 U.S. patent(s) that reference this one
|
|
