Method and apparatus to select the next instruction in a superscalar or a very long instruction word computer having N-way branching (US6112299)

Patent	Pub.Date	Inventor	Assignee	Title
US4295193	1981-10	Pomcrene	International Business Machines Corporation	Machine for multiple instruction execution
US4777587	1988-10	Case et al.	Advanced Micro Devices, Inc.	System for processing single-cycle branch instruction in a pipeline having relative, absolute, indirect and trap addresses
US4833599	1989-05	Colwell et al.	Multiflow Computer, Inc.	Hierarchical priority branch handling for parallel execution in a parallel processor
US5127092	1992-06	Gupta et al.	North American Philips Corp.	Apparatus and method for collective branching in a multiple instruction stream multiprocessor where any of the parallel processors is scheduled to evaluate the branching condition
US5301340	1994-04	Cook	International Business Machines Corporation	IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to every register file per cycle
US5317703	1994-05	Hiraoka et al.	Hitachi, Ltd.	Information processing apparatus using an advanced pipeline control method
US5333280	1994-07	Ishikawa et al.	NEC Corporation	Parallel pipelined instruction processing system for very long instruction word
US5333283	1994-07	Emma et al.	International Business Machines Corporation	Case block table for predicting the outcome of blocks of conditional branches having a common operand
US5381533	1995-01	Peleg et al.	Intel Corporation	Dynamic flow instruction cache memory organized around trace segments independent of virtual address line
US5396640	1995-03	Ikenaga et al.	Mitsubishi Denki Kabushiki Kaisha	Boosting method and apparatus in a parallel computer
US5404469	1995-04	Chung et al.	Industrial Technology Research Institute	Multi-threaded microprocessor architecture utilizing static interleaving
US5442760	1995-08	Rustad et al.	Dolphin Interconnect Solutions AS	Decoded instruction cache architecture with each instruction field in multiple-instruction cache line directly connected to specific functional unit
US5442762	1995-08	Kato et al.	Fujitsu Limited	Instructing method and execution system for instructions including plural instruction codes
US5450556	1995-09	Slavenburg et al.	North American Philips Corporation	VLIW processor which uses path information generated by a branch control unit to inhibit operations which are not on a correct path
US5450557	1995-09	Kopp et al.	Loral Aerospace Corp.	Single-chip self-configurable parallel processor
US5471593	1995-11	Branigin		Computer processor with an efficient means of executing many instructions simultaneously
US5481736	1996-01	Schwartz et al.	Hughes Aircraft Company	Computer processing element having first and second functional units accessing shared memory output port on prioritized basis
US5485629	1996-01	Dulong	Intel Corporation	Method and apparatus for executing control flow instructions in a control flow pipeline in parallel with arithmetic instructions being executed in arithmetic pipelines
US5500942	1996-03	Eickemeyer et al.	International Business Machines Corporation	Method of indicating parallel execution compoundability of scalar instructions based on analysis of presumed instructions
US5502826	1996-03	Vassiliadis et al.	International Business Machines Corporation	System and method for obtaining parallel existing instructions in a particular data processing configuration by compounding instructions
US5509129	1996-04	Guttag et al.		Long instruction word controlling plural independent processor operations
US5511172	1996-04	Kimura et al.	Matsushita Electric Co. Ind, Ltd.	Speculative execution processor
US5513363	1996-04	Kumar et al.	Hewlett-Packard Company	Scalable register file organization for a computer architecture having multiple functional units or a large register file
US5517442	1996-05	Kirihata et al.	International Business Machines Corporation	Random access memory and an improved bus arrangement therefor
US5517628	1996-05	Morrison et al.	Biax Corporation	Computer with instructions that use an address field to select among multiple condition code registers
US5574939	1996-11	Keckler et al.	Massachusetts Institute of Technology	Multiprocessor coupling system with integrated compile and run time scheduling for parallelism

Foreign References:

Publication	Date	IPC Code	Assignee	Title
EP0496407	1992-07	G06F 9/38	NEC CORPORATION	Parallel pipelined instruction processing system for very long instructionword
EP0592125	1994-04	G06F 9/38	International Business Machines Corporation	Method and system for reduced run-time delay during conditional branch execution in pipelined processor systems
EP0770955	1997-05	G06F 9/38	SGS-THOMSON MICROELECTRONICS LTD.	Cache memory
JP49083342	1974-08
JP01214981	1989-08
JP02077940	1990-03
JP04239324	1992-08	G06F 9/38
JP06139075	1994-05
JP06208463	1994-07	G06F 9/38
JP07084797	1995-03
JP07182169	1995-07
JP07281896	1995-10
JP08063357	1996-03
JP08249180	1996-09	G06F 9/38
WO9427216	1994-11	G06F 9/30	MASSACHUSETTS INST TECHNOLOGY	MULTIPROCESSOR COUPLING SYSTEM WITH INTEGRATED COMPILE AND RUN TIME SCHEDULING FOR PARALLELISM
WO9629645	1996-09	G06F 9/38	IBM DEUTSCHLAND GMBH	OBJECT-CODE COMPATIBLE REPRESENTATION OF VERY LONG INSTRUCTION WORD PROGRAMS