Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF- 11pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
  Go to:  Derwent  
 Email this to a friend  Email this to a friend 
       
Title: US6826671: Method and device for a context-based memory management system
[ Derwent Title ]
>> View Certificate of Correction for this publication


Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
11 pages

 
Inventor: Ostrovsky, Boris; Sudbury, MA
Cassiday, Daniel R.; Topsfield, MA
Feehrer, John R.; Westford, MA
Wood, David A.; Madison, WI
Pillai, Pazhani; Billerica, MA
Jackson, Christopher J.; Westford, MA
Hill, Mark Donald; Madison, WI

Assignee: Sun Microsystems, Inc., Santa Clara, CA
other patents from SUN MICROSYSTEMS, INC. (551495) (approx. 3,879)
 News, Profiles, Stocks and More about this company

Published / Filed: 2004-11-30 / 2001-10-09

Application Number: US2001000973279

IPC Code: Advanced: G06F 12/10;
Core: more...
IPC-7: G06F 12/10;

ECLA Code: G06F12/10S;

U.S. Class: 711/207; 711/156; 711/159;

Field of Search: 711/206,207,156,159

Priority Number:
2001-10-09  US2001000973279

Abstract:     A method and device for virtual memory support in a computer system using a mapping structure for address translation. Mapping indicators are associated with each process context and each mapping structure entry. When a context is demapped the mapping indicator associated with the context is changed and the mapping indicator in each mapping structure entry is employed to immediately invalidate further memory accesses for that context.

Attorney, Agent or Firm: Meyertons Hood Kivlin Kowert & Goetzel, P.C. ; Kivlin, B. Noel ;

Primary / Asst. Examiners: Lane, Jack;

Maintenance Status: CC Certificate of Correction issued
View Certificate of Correction

INPADOC Legal Status: Show legal status actions          Buy Now: Family Legal Status Report

Family: Show 2 known family members

First Claim:
Show all 22 claims
What is claimed is:     1. A method for controlling virtual memory in a computer system with a plurality of process contexts, wherein the system comprises a mapping structure for address translations, wherein the mapping structure comprises a plurality of translation entries, the method comprising:
  • setting a translation entry mapping indicator for each translation entry associated with a given context to the value of a mapping indicator for the given context;
  • setting a validity flag for each translation entry associated with the given context; and
  • demapping the given context by changing the mapping indicator and a cleanup indicator for the given context.


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

       
U.S. References: Go to Result Set: All U.S. references   |  No patents reference this one   |   Backward references (6)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 7pp US5293597  1994-03 Jensen et al.  AT&T Bell Laboratories Concurrent context memory management unit
Buy PDF- 16pp US5630087  1997-05 Talluri et al.  Sun Microsystems, Inc. Apparatus and method for efficient sharing of virtual memory translations
Buy PDF- 14pp US5696925  1997-12 Koh  Hyundai Electronics Industries, Co., Ltd. Memory management unit with address translation function
Buy PDF- 86pp US5890189  1999-03 Nozue et al.  Kabushiki Kaisha Toshiba Memory management and protection system for virtual memory in computer system
Buy PDF- 18pp US5978594  1999-11 Bonnell et al.  BMC Software, Inc. System for managing computer resources across a distributed computing environment by first reading discovery information about how to determine system resources presence
Buy PDF- 11pp US6233667  2001-05 Shaylor et al.  Sun Microsystems, Inc. Method and apparatus for a high-performance embedded memory management unit
       
Foreign References: None

Other Abstract Info: DERABS C2003-492633

Inquire Regarding Licensing

Powered by Verity


Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help