Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
 
 Email this to a friend  Email this to a friend 
       
Title: US3662346: INFORMATION OUTPUT SYSTEM

Country: US United States of America

 View Images  High
Resolution

 
 
Inventor: Tada, Kiyoyuki; Kyoto-fu, JA

Assignee: Sanyo Electric Company Ltd., Osaka-fu, JA
other patents from SANYO ELECTRIC CO., LTD. (493260) (approx. 3,995)
 News, Profiles, Stocks and More about this company

Published / Filed: 1972-05-09 / 1970-01-20

Application Number: US1970000004344

IPC Code: Advanced: G06F 3/00; G06F 3/14; G06F 15/02;
Core: more...
IPC-7: G06F 3/14;

U.S. Class: Current: 715/209;
Original: 340/172.5;

Field of Search: 235/164 340/172.5

Priority Number:
1969-02-15  JP1969000011309
1969-10-17  JP1969000083372

Abstract: Numerical information, such as a decimal number, is registered in a main shift register for recirculation therethrough. The existence of non-zero decimal digits in a predetermined span of fixed digit positions within the main register is detected by logic means coupling the main register to an auxiliary shift register. The two registers are shifted in synchronism to the extent that a shift through one digit position in one of the registers is accompanied by a shift through one digit position in the other register; although a digit position in one register may be a decimal digit position occupied by several binary digit, or bit, positions, whereas a digit position in the other may be a single bit position. During recirculation of the contents of the main register, a fixed pattern of information representative of the digit positions occupied in that register by the entire decimal number registered therein is ultimately generated in the auxiliary register by the logic means, as a function of the preliminary pattern generated in the auxiliary register during early circulation of the contents of the main register. This fixed pattern of information is utilized to suppress undesired "zeroes" in digit positions exceeding the most significant digit of the actual registered decimal number during visual readout of that number. An additional counter circuit coupled to this system allows suppression of the undesired zeroes while simultaneously indicating the location of the decimal point.

Attorney, Agent or Firm: Irons, Sears, Staas, Halsey and Santorelli ;

Primary / Asst. Examiners: Springborn, Harvey E.;

INPADOC Legal Status: None          Buy Now: Family Legal Status Report

Family: Show 3 known family members

First Claim:
Show all 15 claims
    1. An information output system for use with a visual numerical display device having a plurality of digit display positions, said system providing for suppressing unnecessary zeros in the digit display positions of the display device exceeding the most significant digit of the number to be displayed, and comprising:
  • a first shift register having a plurality of information storing stages for registering numerical information in a first format;
  • means coupled to said first shift register for circulation of said numerical information therethrough in accordance with desired timing of shift;
  • a second shift register having a corresponding plurality of information storing stages for registering numerical information in a second format, said numerical information in said second shift register being shifted therethrough as a function of the timing of the shift of said first shift register means;
  • means coupled to said first register for responding to the numerical information of the first format circulating therein, for storing numerical information of the second format in each stage of the second register as to which the respectively corresponding stage of the first register contains numerical information identifying a non-zero digit of the number to be displayed;
  • means responsive to the numerical information of the second format shifting through said second shift register for developing in said second shift register numerical information in the second format indicative of all digit positions of the number to be displayed; and
  • output means responsive to the numerical information in said first register and to the numerical digit position information developed in said second shift register, for producing a visual display of only so much of said numerical information circulating in said first shift register as identifies significant digits of the number to be displayed, and thereby to suppress display of undesired zeros in the digit positions of the display exceeding the most significant digit of the number to be


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 16 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (16)   |   Backward references (4)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 7pp US3346850  1967-10 Wehrig   Input circuit for data processing unit
Buy PDF- 9pp US3374467  1968-03 Cast et al.   Digital data processor
Buy PDF- 20pp US3375498  1968-03 Scuitto et al.   Calculator apparatus for distinguishing meaningful digits
Buy PDF- 9pp US3492656  1970-01 Hildebrandt   ZERO REPRODUCTION IN CALCULATORS
       
Foreign References: None

Inquire Regarding Licensing

Powered by Verity


Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help