Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced       Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF- 12pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
 
 Email this to a friend  Email this to a friend 
       
Title: US5483691: Zero intermediate frequency receiver having an automatic gain control circuit
[ Derwent Title ]


Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
12 pages

 
Inventor: Heck, Joseph P.; Ft. Lauderdale, FL
Ferrer, Enrique; Miami, FL

Assignee: Motorola, Inc., Schaumburg, IL
other patents from MOTOROLA, INC. (386735) (approx. 18,357)
 News, Profiles, Stocks and More about this company

Published / Filed: 1996-01-09 / 1994-07-14

Application Number: US1994000275088

IPC Code: Advanced: H03G 3/20; H04B 1/10; H04B 1/16;
IPC-7: H04B 1/16;

ECLA Code: H03G3/30E3; H04B1/10S;

U.S. Class: Current: 455/234.2; 375/345; 455/209; 455/241.1; 455/245.2;
Original: 455/234.2; 455/209; 455/241.1; 455/245.2; 375/345;

Field of Search: 455/234.1,234.2,236.1,239.1,241.1,251.1,253.2,245.1,245.2,315,324 330/278 375/345

Priority Number:
1994-07-14  US1994000275088
1992-06-08  US1992000895309

Abstract:     A receiver automatic gain control (AGC) circuit includes a first adjustable gain control amplifier (158) which is responsive to a gain control signal (156). The AGC circuit further includes a second adjustable gain control amplifier (114) and a control circuit (116) which receives the gain control signal (156) and provides a modified gain control signal or VCNTRL (152) to the second adjustable control amplifier (114). The control circuit (116) also limits the amount of gain control applied to adjustable gain control amplifiers (114 and 118) when the gain control signal (156) reaches a certain predetermined level. This provides for all further gain reduction to occur at the first adjustable gain control amplifier (158) and thereby reduce the chances for distortion under high input signal conditions.

Attorney, Agent or Firm: Hernandez, Pedro P. ; Doutre, Barbara R. ;

Primary / Asst. Examiners: Urban, Edward F.;

INPADOC Legal Status: Show legal status actions          Buy Now: Family Legal Status Report

       
Related Applications:
Application Number Filed Patent Pub. Date  Title
US1992000895309 1992-06-08       


       
Parent Case:     This is a continuation of application Ser. No. 07/895,309, filed Jun. 6, 1992 and now abandoned.

Designated Country: DE FR GB SE  EP JP KR 

Family: Show 10 known family members

First Claim:
Show all 8 claims
What is claimed is:     1. A zero intermediate frequency (zero IF) receiver, comprising:
  • a first adjustable gain stage having an input terminal for receiving an input signal, the first adjustable gain stage being responsive to a gain control signal for adjusting the amount of gain provided to the input signal and providing an amplified output signal at an output terminal;
  • first and second down mixers coupled to the output terminal of the first adjustable gain stage and providing first and second phase-related baseband signals;
  • a second adjustable gain stage for receiving the first and second phase-related baseband signals and providing first and second amplified baseband signals in response to a modified gain control signal;
  • a control means coupled to the first and second adjustable gain stages and responsive to the gain control signal for providing the modified gain control signal to the second adjustable gain stage for adjusting the gain of the second adjustable gain stage depending on the level of the modified gain control signal, the control means including a limiting means for limiting the maximum amount of gain reduction applied to the second adjustable gain stage upon the gain control signal reaching a predetermined gain reduction limit threshold level, wherein the gain of the first adjustable gain stage is reduced prior to the gain of the second adjustable gain stage;
  • first and second up mixers for converting the first and second amplified baseband signals into first and second amplified phase-related signals; and
  • an adder for summing the first and second amplified phase-related signals to produce the gain control signal.


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 142 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (142)   |   Backward references (7)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Get PDF - 8pp US3986124  1976-10 Mitchell, Jr.  Page Communications Engineers, Inc. Combiner for diversity receiving systems
Get PDF - 13pp US4403346  1983-09 Ogawa  Tokyo Shibaura Denki Kabushiki Kaisha AGC System for wide band tuner
Get PDF - 9pp US4580288  1986-04 Rinderle  Telefunken Electronic GmbH Receiver input circuit
Get PDF - 8pp US4736390  1988-04 Ward et al.  ITT Avionics, a division of ITT Corporation Zero IF radio receiver apparatus
Get PDF - 12pp US4827511  1989-05 Masuko  Kabushiki Kaisha Toshiba Automatic gain control circuit for controlling gain of video signal in television receiver
Get PDF - 13pp US4850038  1989-07 Shibata et al.  Kabushiki Kaisha Toshiba Frequency converter
Get PDF - 14pp US4876741  1989-10 Jacobs et al.  General Signal Corporation Method of receiving a compressed composite signal
       
Foreign References: None

Other Abstract Info: DERABS G94-007854

Inquire Regarding Licensing

Powered by Verity


Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

Thomson Reuters Copyright © 1997-2013 Thomson Reuters 
Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help