Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF- 9pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
  Go to:  Derwent  
 Email this to a friend  Email this to a friend 
       
Title: US5574448: Method and apparatus for encoding data with variable block lengths
[ Derwent Title ]


Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
9 pages

 
Inventor: Weng, Lih-Jyh; Shrewsbury, MA
DeRoo, John; Marlborough, MA
Leis, Michael; Framingham, MA

Assignee: Quantum Corporation, Milpitas, CA
other patents from QUANTUM CORP. (CA) (460700) (approx. 382)
 News, Profiles, Stocks and More about this company

Published / Filed: 1996-11-12 / 1995-05-08

Application Number: US1995000436980

IPC Code: Advanced: G06T 9/00; G11B 20/14; H03M 5/14; H03M 7/14; H03M 13/00; H03M 13/31;
Core: H03M 5/00; more...
IPC-7: H03M 7/46;

ECLA Code: G06T9/00S; G11B20/14A2B; H03M5/14B; H03M13/31;

U.S. Class: Current: 341/059; 382/245; G9B/020.041;
Original: 341/059; 382/245;

Field of Search: 341/059,50 400/261.1 384/034 382/245

Priority Number:
1995-05-08  US1995000436980

Abstract: An encoding system uses a modified 8/9 rate modulation code to encode 8-bit data symbols into 9-bit cells in a conventional manner in accordance with the modified code and 9-bit ECC symbols into 10-bit cells by (i) encoding 8 bits of the symbol into a 9-bit cell in accordance with the modified code, and (ii) inserting into the 9-bit cell the remaining, that is, the non-encoded, bit of the ECC symbol. The system reproduces the 8-bit data symbols by decoding the 9-bit cells in a conventional manner in accordance with the modified code, and the 9-bit ECC symbols by (i) removing from the associated 10-bit cell the bit inserted during encoding, (ii) decoding the remaining 9 bits to reproduce 8 bits of the symbol, and (iii) inserting into the 8 bits the bit that was earlier removed. In an exemplary embodiment, the 8 least significant bits of the ECC symbol are encoded using the modified 8/9 rate code. The 9 bits produced by the code are used essentially as the first "c" bits and last "10-c" bits of a 10-bit cell. The most significant bit of the ECC symbol is included in the cell as the c+1st bit. The mapping of 8 bits to 9-bit cells is such that the inclusion of this c+1st bit does not violate the code's run length limitations, either within the cell or within a modulation code word, which is a concatenation of the cells. The system can similarly encode, using a modified n/m rate code, n-bit and (n+i)-bit symbols, where (n+i)
Attorney, Agent or Firm: Harrison, David B. ; Sheehan, Patricia A. ;

Primary / Asst. Examiners: Young, Brian K.;

Maintenance Status: E3 Expired  Check current status

INPADOC Legal Status: Show legal status actions          Buy Now: Family Legal Status Report

Designated Country: DE FR GB IT NL  EP JP KR SG 

Family: Show 8 known family members

First Claim:
Show all 17 claims
What is claimed is:     1. An encoding system for encoding b-bit symbols and e-bit symbols using a modified n/m rate run length limited modulation code that limits the run length of consecutive zero's to z and consecutive one's to r, the system including:
  • A. a modulation code encoder for encoding a b-bit symbol or b bits of an e-bit symbol to form an n-bit cell;
  • B. a cell manipulator for producing, from an n-bit cell associated with an e-bit symbol, an (m+i)-bit cell that satisfies the run length limitations of the modulation code, the manipulator inserting into the n-bit cell the i=e-b bits of the associated e-bit symbol that the encoder refrained from encoding; and
  • C. means for producing a modulation code word by concatenating the n-bit cells associated with the b-bit symbols, and the (m+i)-bit cells associated with the e-bit symbols.


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 5 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (5)   |   Backward references (1)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 51pp US4760378  1988-07 Iketani et al.  Matsushita Electric Industrial Co., Ltd. Method and apparatus for converting a run length limited code
       
Foreign References: None

Other Abstract Info: DERABS G96-518033 DERG96-518033

Inquire Regarding Licensing

Powered by Verity


Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help