Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF- 16pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
  Go to:  Derwent  
 Email this to a friend  Email this to a friend 
       
Title: US5874837: CMOS PECL driver with programmable current for varying voltage swings and termination types
[ Derwent Title ]


Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
16 pages

 
Inventor: Manohar, Amar S.; San Jose, CA
Lee, Bor; San Jose, CA

Assignee: Pericom Semiconductor Corp., San Jose, CA
other patents from PERICOM SEMICONDUCTOR CORP. (713978) (approx. 58)
 News, Profiles, Stocks and More about this company

Published / Filed: 1999-02-23 / 1997-04-28

Application Number: US1997000847819

IPC Code: Advanced: H03K 19/0185;
Core: more...
IPC-7: H03K 19/094;

ECLA Code: H03K19/0185P;

U.S. Class: Current: 326/083; 326/082; 326/086;
Original: 326/083; 326/082; 326/086;

Field of Search: 326/083,82,86,87,27,17

Priority Number:
1997-04-28  US1997000847819

Abstract: A differential-output current driver is constructed entirely of CMOS transistors. Pseudo-ECL levels are reached when a standard resistive termination is connected to the outputs. The current driver can also drive a non-standard termination to the PECL levels. The non-standard termination is low power because it does not draw standby current from power to ground. Current from the current sources within the current driver are assigned to either the switching current or the constant current. The constant current is applied directly to the outputs to drive the termination to a bias point. The switching current is applied to a differential pair of transistors which switch the switching current to one or the other of the differential outputs in response to a differential input. The constant current is combined with any switching current output from the differential transistors and applied to the differential outputs to drive the external termination. For the non-standard termination, the differential outputs are driven with more constant current and less switching current than for the standard termination. The transconductance of the differential pair of transistors may also be increased when the switching current is increased. Thus the current-drive characteristics of a current driver are altered for different terminations. A half-sized voltage-swing option is also included.

Attorney, Agent or Firm: Auvinen, Stuart T. ;

Primary / Asst. Examiners: Tokar, Michael; Chang, Daniel D.

INPADOC Legal Status: Show legal status actions

Family: None

First Claim:
Show all 23 claims
We claim:     1. A complementary metal-oxide-semiconductor (CMOS) pseudo-emitter-coupled-logic (PECL) current driver for driving current to differential outputs including a first differential output and a second differential output, the CMOS PECL current driver comprising:
  • a switching node for receiving currents to form a switching current;
  • a first switching transistor having a gate controlled by a first differential input, the gate controlling current from the switching node to the first differential output;
  • a second switching transistor having a gate controlled by a second differential input, the gate controlling current from the switching node to the second differential output;
  • a first current source, connected to a power supply, for generating a first current;
  • a first assignment switch, coupled to connect the first current to the switching node when an option signal is in a first state, but connecting the first current to the first differential output and not to the switching node when the option signal is not in the first state;
  • a second current source, connected to a power supply, for generating a second current; and
  • a second assignment switch, coupled to connect the second current to the switching node when an option signal is in a second state, but connecting the second current to the second differential output and not to the switching node when the option signal is not in the second state,
whereby the first and second currents pass through the first or second switching transistors when the option signal is in the first state, but the first and second currents bypass the first and second switching transistors when the option signal is not in the first state.


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 13 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (13)   |   Backward references (5)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 13pp US5495184  1996-02 Des Rosiers et al.  VLSI Technology, Inc. High-speed low-power CMOS PECL I/O transmitter
Buy PDF- 8pp US5541527  1996-07 Ma  SGS-Thomson Microelectronics, Inc. PECL buffer
Buy PDF- 12pp US5548230  1996-08 Gerwson et al.  PMC-Sierra, Inc. High-speed CMOS pseudo-ECL output driver
Buy PDF- 12pp US5656952  1997-08 McCall et al.  Analog Devices, Inc. All-MOS differential high speed output driver for providing positive-ECL levels into a variable load impedance
Buy PDF- 7pp US5767699  1998-06 Bosnyak et al.  Sun Microsystems, Inc. Fully complementary differential output driver for high speed digital communications
       
Foreign References: None

Other Abstract Info: DERABS G1999-180146 DERABS G1999-180146

Inquire Regarding Licensing

Powered by Verity


Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help