Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF- 10pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
  Go to:  Derwent  
 Email this to a friend  Email this to a friend 
       
Title: US5882953: Dopant activation of heavily-doped semiconductor by high current densities
[ Derwent Title ]


Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
10 pages

 
Inventor: Tu, King-Ning; Los Angeles, CA
Huang, Jia-Sheng; Los Angeles, CA

Assignee: The Regents of the University of California, Oakland, CA
other patents from UNIVERSITY OF CALIFORNIA, THE REGENTS OF (599425) (approx. 4,840)
 News, Profiles, Stocks and More about this company

Published / Filed: 1999-03-16 / 1996-07-12

Application Number: US1996000679136

IPC Code: Advanced: H01L 21/265; H01L 21/326; H01L 21/479;
Core: H01L 21/02;
IPC-7: H01L 21/425;
H01L 21/44;

ECLA Code: H01L21/265A2B; H01L21/326; H01L21/479;

U.S. Class: Current: 438/101; 257/E21.327; 257/E21.337; 257/E21.498; 438/466; 438/510; 438/530;
Original: 438/101; 438/466; 438/510; 438/530;

Field of Search: 438/100,101,466,467,469,510,530,533,330,332

Priority Number:
1996-07-12  US1996000679136

Abstract: Dopant activation in heavily boron doped p+ --Si is achieved by applying electric current of high density. The p+ --Si was implanted by a 40 KeV BF2+ at an ion intensity 5.multidot.1015 ions per cm2 and annealed at 900° C. for 30 minutes to obtain a partial boron activation according to conventional processing steps. To obtain additional activation and higher conductivity, current was gradually applied according to the invention to a current density of approximately 5×106 A/cm2 was realized. The resistance of the p+ --Si gradually increases and then decreases with a precipitous drop at a threshold current. The resistance was reduced by factor of 5 to 18 times and was irreversible if an activation current threshold was reached or exceeded. The high-current-density-dopant activation occurs at room temperature.

Attorney, Agent or Firm: Dawes, Daniel L. ;

Primary / Asst. Examiners: Trinh, Michael;

INPADOC Legal Status: Show legal status actions          Buy Now: Family Legal Status Report

Designated Country: EP JP KR SG 

Family: Show 2 known family members

First Claim:
Show all 19 claims
We claim:     1. A nonthermal method of activating a dopant in semiconductor material comprising:
  • supersaturating said semiconductor material with a dopant; and
  • applying a current with a minimum current density to said supersaturated semiconductor material above an activation threshold at an arbitrary temperature, said current being termed a high density current when above said activation threshold;
  • whereby said supersaturated dopants in said semiconductor material is activated.


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 1 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (1)   |   Backward references (4)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 6pp US4590589  1986-05 Gerzberg  Zoran Corporation Electrically programmable read only memory
Buy PDF- 6pp US4662063  1987-05 Collins et al.  The United States of America as represented by the Department of the Navy Generation of ohmic contacts on indium phosphide
Buy PDF- 5pp US4845045  1989-07 Shacham et al.  Zoran Corporation Method of fabricating electrically-programmable element in a semiconductor integrated circuit using a doped plug to extend the depth of a doped region
Buy PDF- 7pp US5095362  1992-03 Roesner  Instant Circuit Corporation Method for reducing resistance for programmed antifuse
       
Foreign References:
Buy
PDF
Publication Date IPC Code Assignee   Title
  JP57143857 1982-09       
  JP04323818 1992-11       
  JP05259174 1993-10       


Other Abstract Info: CHEMABS 128(11)135336W DERABS C98-110896

Other References:
  • Wolf et al; "Silicon Processing For the VLSI Era"; vol 1, pp. 303-308, 1986.


  • Inquire Regarding Licensing

    Powered by Verity


    Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

    Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
    Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help