Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View

  Buy Now:   Buy PDF- 12pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
  Go to:  Derwent  
 Email this to a friend  Email this to a friend 
       
Title: US6366124: BiDirectional active voltage translator with bootstrap switches for mixed-supply VLSI
[ Derwent Title ]


Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
12 pages

 
Inventor: Kwong, David; Fremont, CA

Assignee: Pericom Semiconductor Corp., San Jose, CA
other patents from PERICOM SEMICONDUCTOR CORP. (713978) (approx. 58)
 News, Profiles, Stocks and More about this company

Published / Filed: 2002-04-02 / 2001-05-16

Application Number: US2001000681651

IPC Code: Advanced: H03K 17/06; H03K 17/10; H03K 19/0185; H03K 3/356; H03K 17/693;
Core: H03K 3/00; more...
IPC-7: H03K 19/0175; H03K 19/094;

ECLA Code: H03K17/06B; H03K17/10B; H03K19/0185B8;

U.S. Class: 326/081; 326/088; 327/536;

Field of Search: 326/088,82,83,80,81,68 327/536 365/189.11 363/060

Priority Number:
2001-05-16  US2001000681651

Abstract: A voltage translator programmably converts signals generated from a first power-supply voltage to a second power-supply voltage, or vice-versa. In response to control signals, bootstrap switches connect either the first or second power supply to a first internal supply, and either the second or first power supply to a second internal supply. A pair of inverters are sourced by the first power supply and generate true and complement data signals. Cross-coupled p-channel load transistors are sourced by the second internal power supply. A differential pair of n-channel transistors have drains connected to the drains of the load transistors, and gates driven by the true and complement data signals. The bootstrap switches use boosted signals above the power-supply voltages to programmably connect full-voltage power supplies to the internal supplies.

Attorney, Agent or Firm: Auvinen, Stuart T. ;

Primary / Asst. Examiners: Tokar, Michael; Chang, Daniel D.

INPADOC Legal Status: Show legal status actions

Family: None

First Claim:
Show all 12 claims
What is claimed is:     1. A voltage translator comprising:
  • a first power-supply input;
  • a second power-supply input, the second power-supply input connected to a different power-supply voltage than the first power-supply input;
  • a control input; supply switches, responsive to the control input, for connecting the first power-supply input to an input-stage internal supply and for connecting the second power-supply input to an output-stage internal supply in response to a first state of the control input, but for connecting the second power-supply input to the input-stage internal supply and for connecting the first power-supply input to the output-stage internal supply in response to a second state of the control input;
  • an input stage having an inverter for generating a complement data signal from a true data signal, the inverter being powered by the input-stage internal supply;
  • a cross-coupled buffer comprising:
    • a pair of cross-coupled load transistors coupled to the output-stage internal supply;
    • a pair of differential transistors, coupled to receive current from the pair of cross-coupled load transistors, the pair of differential transistors having gates coupled to the true and complement data signals from the input stage; and
    • an output signal, driven by a node between one of the pair of cross-coupled load, transistors and one of the pair of differential transistors;
  • wherein the supply switches comprise a plurality of switches, each switch comprising:
    • an n-channel switch transistor for conducting current from a supply input to an internal supply in response to a control gate;
    • a capacitor, coupled to the control gate, for driving a voltage on the control gate to a boosted voltage above a voltage of the supply input;
    • a precharge transistor for connecting the supply input to the control gate in response to a precharge pulse;
    • a pulse generator for generating the precharge pulse;
  • wherein the output signal switches from a ground to a full voltage of the second power-supply input when the control input is in the first state and the true or the complement data signal switches between ground and a fill voltage of the first power-supply input,
  • whereby full voltage levels are output and whereby power supplies are selectably connected to the input stage and the cross-coupled buffer by the supply switches in response to the control input.


Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 5 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (5)   |   Backward references (16)   |   Citation Link

Buy
PDF
Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 13pp US5321324  1994-06 Hardee et al.  United Memories, Inc. Low-to-high voltage translator with latch-up immunity
Buy PDF- 9pp US5680063  1997-10 Ludwig et al.  Motorola, Inc. Bi-directional voltage translator
Buy PDF- 7pp US5786711  1998-07 Choi  Samsung Electronics, Co., Ltd. Data output buffer for use in a semiconductor memory device
Buy PDF- 15pp US5821799  1998-10 Saripella  Cypress Semiconductor Corporation Low voltage level shifting circuit and low voltage sense amplifier
Buy PDF- 12pp US5896044  1999-04 Walden  Lucent Technologies, Inc. Universal logic level shifting circuit and method
Buy PDF- 7pp US5963054  1999-10 Cochran et al.  Lucent Technologies Inc. High voltage CMOS logic circuit using low voltage transistors
Buy PDF- 21pp US6087880  2000-07 Takagi  Sony Corporation Level shifter
Buy PDF- 22pp US6107832  2000-08 Taniguchi  Mitsubishi Denki Kabushiki Kaisha Input/output circuit
Buy PDF- 20pp US6114875  2000-09 Gerber et al.  MHS Circuit for converting analogue levels
Buy PDF- 13pp US6114876  2000-09 Kwong et al.  Pericom Semiconductor Corp. Translator switch transistor with output voltage adjusted to match a reference by controlling gate and substrate charge pumps
Buy PDF- 7pp US6122273  2000-09 Cantwell et al.  Alcatel USA Sourcing, L.P. Line interface selection circuit
Buy PDF- 6pp US6154057  2000-11 Shao et al.  Motorola, Inc. Bi-directional voltage translator
Buy PDF- 20pp US6163179  2000-12 Huang et al.  VIA Technologies, Inc. Voltage level transfer
Buy PDF- 12pp US6212402  2001-04 Rubbmark et al.  Telefonaktiebolaget LM Ericsson System connector
Buy PDF- 10pp US6242949  2001-06 Wilford  Micron Technology, Inc. Digital voltage translator and its method of operation
Buy PDF- 14pp US6242962  2001-06 Nakamura  NEC Corporation Level shift circuit having plural level shift stage stepwise changing potential range without applying large potential difference to component transistors
       
Foreign References: None

Inquire Regarding Licensing

Powered by Verity


Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help