Low cost three-dimensional memory array (US6515888)


	Parent Case:			CROSS REFERENCE TO RELATED APPLICATION This application is a continuation-in-part of copending U.S. patent application Ser. No. 09/638,428, filed Aug. 14, 2000, the entirety of which is hereby incorporated by reference.
	Family:			Show 5 known family members
	First Claim: Show all 75 claims			We claim: 1. A 3-dimensional memory array comprising a plurality of vertically-stacked layers of memory cells, each memory cell comprising a respective antifuse layer, and said memory cells characterized by an average maximum read current less than 500 microamperes when the respective antifuse layers are breached.
	Background / Summary:			Show background / summary
	Drawing Descriptions:			Show drawing descriptions
	Description:			Show description
	Forward References:			Show 42 U.S. patent(s) that reference this one

U.S. References:

Go to Result Set: All U.S. references | Forward references (42) | Backward references (19) | Citation Link

Patent	Pub.Date	Inventor	Assignee	Title
US4272880	1981-06	Pashley	Intel Corporation	MOS/SOS Process
US4442507	1984-04	Roesner	Burroughs Corporation	Electrically programmable read-only memory stacked above a semiconductor substrate
US4489478	1984-12	Sakurai	Fujitsu Limited	Process for producing a three-dimensional semiconductor device
US4498226	1985-02	Inoue et al.	Tokyo Shibaura Denki Kabushiki Kaisha	Method for manufacturing three-dimensional semiconductor device by sequential beam epitaxy
US4499557	1985-02	Holmberg et al.	Energy Conversion Devices, Inc.	Programmable cell for use in programmable electronic arrays
US4646266	1987-02	Ovshinsky et al.	Energy Conversion Devices, Inc.	Programmable semiconductor structures and methods for using the same
US4677742	1987-07	Johnson	Energy Conversion Devices, Inc.	Electronic matrix arrays and method for making the same
US5070384	1991-12	McCollum et al.	Actel Corporation	Electrically programmable antifuse element incorporating a dielectric and amorphous silicon interlayer
US5306935	1994-04	Esquivel et al.	Texas Instruments Incorporated	Method of forming a nonvolatile stacked memory
US5427979	1995-06	Chang	VLSI Technology, Inc.	Method for making multi-level antifuse structure
US5441907	1995-08	Sung et al.	Taiwan Semiconductor Manufacturing Company	Process for manufacturing a plug-diode mask ROM
US5535156	1996-07	Levy et al.	California Institute of Technology	Transistorless, multistable current-mode memory cells and memory arrays and methods of reading and writing to the same
US5602987	1997-02	Harari et al.	SanDisk Corporation	Flash EEprom system
US5640343	1997-06	Gallagher et al.	International Business Machines Corporation	Magnetic memory array using magnetic tunnel junction devices in the memory cells
US5745407	1998-04	Levy et al.	California Institute of Technology	Transistorless, multistable current-mode memory cells and memory arrays and methods of reading and writing to the same
US5835396	1998-11	Zhang		Three-dimensional read-only memory
US6034882	2000-03	Johnson et al.	Matrix Semiconductor, Inc.	Vertically stacked field programmable nonvolatile memory and method of fabrication
US6236587	2001-05	Gudesen et al.		Read-only memory and read-only memory devices
US20020027822A1	2002-03	Candelier et al.		ONE-TIME PROGRAMMABLE MEMORY CELL IN CMOS TECHNOLOGY