 Other References: |
Bourai, "Symmetry detection for automatic analog layout recycling", IEEE Jan. 1999. pp. 5-8.*
Hatta, K. et al., "Solving the rectangular packing problem by an adaptive GA based on sequence-pair", Jan. 1999, IEEE, pp. 181-184.*
Murata, H. et al., "Rectangule-packing based module placement", Nov. 1995, IEEE, pp. 472-479.*
Malavasi, E. et al., "Automation of IC layout with analog constraints", Aug. 1996, IEEE, pp. 923-942.*
(20 pages)
[ISI abstract]
F. Balasa, K. Lampaert, "Module Placement for Analog Layout Using the Sequence-Pair Representation," Proc. 36th ACM/IEEE Design Automation Conf., pp. 274-279, New Orleans. LA, Jun. 1999.
Y.-X Pang, F. Balasa, K. Lampaert, C.-K. Cheng, "Block Placement with Symmetry Constraints Based on the O-Tree Non-Slicing Representation," Proc. 37th ACM/IEEE Design Automation Conf., pp. 464-467, Los Angeles CA, Jun. 2000.
F. Balasa, K. Lamaert, "Symmetry Within the Sequence-Pair Representation in the Context of Placement for Analog Design," IEEE Trans. On Comp.-Aided Design of Integrated Circuits and Systems, vol. 19, No. 7, pp. 721-731, Jul. 2000.
(11 pages)
Cited by 3 patents
[ISI abstract]
F. Balasa, "Modeling Non-Slicing Floorplans with Binary Trees," Proc. IEEE Int. Conf. Comp.-Aided Design, pp. 13-16, San Jose CA, Nov. 2000.
F. Balasa, "Device-Level Placement for Analog Layout: An Opportunity for Non-Slicing Topological Representations,", Proc. Asia South Pacific Design Automation Conf., pp. 281-286, Yokohama, Japan, Jan.-Feb. 2001.
F. Balasa, S.C. Maruvada, "Using Non-Slicing Topological Representations for Analog Placement," IEICE Trans. On Fundamentals of Electronics, Communications and Computer Sciences (Special Section on VLSI Designa nd CAD Algorithms), Japan 2001.
IEEE Journal Article titled KOAN / ANAGRAM II: New Tools for Device-Level Analog Placement and Routing, by John M. Cohn, et al., 1991, pp. 330-342.
(13 pages)
Cited by 5 patents
[ISI abstract]
Article titled An O-Tree Representation of Non-Slicing Floorplan and Its Applications, by Pei-Ning Guo, et al., 1999, pp. 268-273.
IEEE Journal Article titled "A New Algorithmm for Floorplan Design", by D.F. Wong and C.L. Liu, 1986, pp. 101-107.
IEEE Journal Article titled "Genetic Placement", by James P. Cohoon and William D. Paris, 1987, pp. 956-964.
(9 pages)
Cited by 2 patents
IEEE Journal Article titled "SALIM: A Layout Generation Tool for Analog ICs", by M. Kayal, et al., 1988, pp. 7.5.1-7.5.4.
IEEE Journal Article titled GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization, by Jurgen M. Kleinhans, et al., 1991, pp. 356-365.
(10 pages)
Cited by 20 patents
[ISI abstract]
IEEE Journal Article titled "A Performance-Driven Placement Tool for Analog Integrated Circuits", by Koen lampaert, et al., 1995, pp. 773-780.
(8 pages)
[ISI abstract]
Article titled "Module Placement for Analog Layout Using the Sequence-Pair Representation", by Florin Balasa and Koen Lampaert, 1999, pp. 274-279.
IEEE Journal Article titled "Module Packing Based on the BSG-Structure and IC Layout", by Shigetoshi Nakatake, et al., 1998, pp. 519-530.
(12 pages)
[ISI abstract]
Society for Industrial and Applied Mathematics Article titled "Orthogonal Packings in Two Dimensions", by Brenda S. Baker, et al., 1980, pp. 846-855.
IEEE Journal Article titled "An Efficient Methodology for Symbolic Compaction of Analog IC's wiht Multiple Symmetry Constraints", by Eric Felt, et al., 1992, pp. 148-153.
IEEE Journal Article titled "Automation of IC Layout with Analog Constraints", by Enrico Malavasi, et al., 1996, pp. 923-942.
(20 pages)
[ISI abstract]
IEEE Journal Article titled "Quick Placement with Geometric Constraints", by Enrico Malavasi, et al., 1997, pp. 561-564.
IEEE Journal Article titled "STAT: A Schematic to Artwork Translator for Custom Analog Cells", by Stacy W. Mehranfar, 1990, pp. 30.2.1-30.2.3.
Article for IEEE Design Automoation Conference titled "Branch-and Bound Placement for Building Block Layout", by Hidetoshi Onodera, et al., 1991, pp. 433-439.
IEEE Journal Article titled "ILAC: An Automated Layout Tool for Analog CMOS Circuits", by Jef RijMenants, et al., 1989, pp. 417-423.
(9 pages)
Cited by 3 patents
IEEE Journal Article titled "Efficient and Effective Placement for Very Large Circuits", by Wern-Jieh Sun and Carl Sechen, 1995, pp. 349-359.
(11 pages)
Cited by 4 patents
[ISI abstract]
IEEE Journal Article titled "An Analytical Approach to Floorplan Design and Optimization", by Suphachai Sutanthavibul, et al., 1991, pp. 761-769.
(9 pages)
Cited by 2 patents
[ISI abstract]
IEEE Journal Article titled "An Analytical Approach to Floorplanning for Hierarchical Building Blocks Layout", by Chang-Sheng Ying and Joshua Sook-Leung Wong, 1989, pp. 403-412.
(10 pages)
Cited by 5 patents
IEEE Journal Article titled "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair", by Hiroshi Murata, et al., 1996, pp. 1518-1524.
(7 pages)
Cited by 8 patents
[ISI abstract]
IEEE Journal Article titled "The Timberwolf Placement and Routing Package", by Carl Sechen and Alberto Sangiovanni-Vincentelli, 1985, pp. 510-522.
(13 pages)
Cited by 5 patents
The Kluwer International Series in Engineering and Computer Science article titled "Analog Device-Level Layout Automation", by John M. Cohn, et al., pp. vi-vii and pp. 21-104.
Article titled "Virtual Symmetry Axes for the Layout of Analog IC's", by Enrico Malavasi, et al., pp. 1-10.
The Kluwer International Series in Engineering and Computer Science article titled "Analog Layout Generation for Performance and Manufacturability", by Koen Lampaert; et al., pp. 71-118.
|
Nominate this for the Gallery...
