 |
|
|
|
|
|
 Title: |
US6886148:
Method and system for displaying VLSI layout data
[ Derwent Title ]
|
| Country: |
US United States of America
|
| |
| Inventor: |
Solomon, Jeffrey M.; Millbrae, CA, United States of America
|
| Assignee: |
The Board of Trustees of the Leland Stanford Jr. University, Stanford, CA, United States of America
other patents from STANFORD UNIVERSITY (675809) (approx. 1,667)
News, Profiles, Stocks and More about this company
|
| Published / Filed: |
2005-04-26
/ 2002-12-10
|
| Application Number: |
US2002000314957
|
| IPC Code: |
Advanced:
G06F 17/50;
G06T 17/40;
Core:
more...
IPC-7:
G06F 17/50;
|
| ECLA Code: |
G06F17/50L; G06T17/40;
|
| U.S. Class: |
716/011;
716/003;
|
| Field of Search: |
716/011,3
|
| Priority Number: |
| 2002-12-10 |
US2002000314957 |
| 2001-07-10 |
US2001000901028 |
| 2001-03-23 |
US2001000278001P |
|
| Abstract: |
A VLSI layout editor and method for using same that increases display and re-display speed and accuracy uses properties inherent to VLSI layouts that allows them to be displayed efficiently and accurately independent of the canonical expression of the VLSI design. The VLSI layout editor and methods for using same use precomputed images that each represent a portion of the VLSI layout, a hierarchy cache that includes multiple LOD versions of selected sub-designs in the pre-computed images, and selected direct determination of the viewable representation from the canonical expression for at least one LOD. Apparatus and methods according to the present invention can render a particular type of data whose canonical form is smaller than its corresponding displayed image thereof when the displayed image has geometric properties that allow heuristics and rasterization for dynamic and accurate expansion using selected combined techniques. Texture mapping and mipmapping can be used to accurately reduce, expand and reorder layers in a viewable image expanded from a canonical expression of the VLSI layout.
|
| Attorney, Agent or Firm: |
Fleshner & Kim, LLP ;
|
| Primary / Asst. Examiners: |
Tran, M.;
|
| INPADOC Legal Status: |
None
Family Legal Status Report
|
|
