Work Files Saved Searches
   My Account                                                  Search:   Quick/Number   Boolean   Advanced   Derwent    Help   


 The Delphion Integrated View
  Buy Now:   Buy PDF- 25pp  PDF  |   File History  |   Other choices   
  Tools:  Citation Link  |  Add to Work File:    
  View:  Expand Details   |  INPADOC   |  Jump to: 
  Go to:  Derwent  
 Email this to a friend  Email this to a friend 
       
Title: US6944718: Apparatus and method for speculative prefetching after data cache misses
[ Derwent Title ]

Country: US United States of America

View Images High
Resolution

 Low
 Resolution

 
25 pages

 
Inventor: Jouppi, Norman Paul; Palo Alto, CA, United States of America
Farkas, Keith Istvan; San Carlos, CA, United States of America

Assignee: Hewlett-Packard Development Company, L.P., Houston, TX, United States of America
other patents from HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (815532) (approx. 1,981)
 News, Profiles, Stocks and More about this company

Published / Filed: 2005-09-13 / 2003-10-24

Application Number: US2003000693303
IPC Code: Advanced: G06F 9/30; G06F 9/38; G06F 12/08;
Core: more...
IPC-7: G06F 12/00;

ECLA Code: G06F9/30R4S; G06F9/38D2; G06F9/38D4; G06F9/38F; G06F9/38H2; G06F12/08B8;

U.S. Class: Current: 711/137; 711/E12.057; 712/207; 712/E09.027; 712/E09.047; 712/E09.048; 712/E09.055; 712/E09.061;
Original: 711/137; 712/207;

Field of Search: 711/118,119,144-45,145,137,120,124,128,140 712/207

Priority Number:
2003-10-24  US2003000693303
2001-01-04  US2001000755719

Abstract:     A microprocessor is configured to continue execution in a special Speculative Prefetching After Data Cache Miss (SPAM) mode after a data cache miss is encountered. The microprocessor includes additional registers and program counter, and optionally additional cache memory for use during the special SPAM mode. By continuing execution during the SPAM mode, multiple outstanding and overlapping cache fill requests may be issued, thus improving performance of the microprocessor.

Primary / Asst. Examiners: McLean-Mayo, Kimberly;

INPADOC Legal Status: None          Buy Now: Family Legal Status Report

       
Related Applications:
Application Number Filed Patent Pub. Date  Title
US2001000755719 2001-01-04    2003-12-16  Apparatus and method for speculative prefetching after data cache misses


       
Parent Case: REFERENCE TO RELATED APPLICATION(S)
    This is a continuation of application Ser. No. 09/755,719 filed on Jan. 4, 2001 now U.S. Pat. No. 6,665,776 which is hereby incorporated by reference herein.

Family: Show 4 known family members
First Claim:
Show all 9 claims		     1. A processor having a normal mode and a speculative prefetching mode, the processor operable in the speculative prefetching mode after a data cache miss, comprising:

a first data cache for storing data when the processor operates in the normal mode;

a second data cache for storing data in response to a store instruction when the processor operates in the speculative prefetching mode;

a first program counter for use when the processor operates in the normal mode; and

a second program counter for use only when the processor operates in the speculative prefetching mode, wherein the first program counter is configured to remain unchanged during operation of the processor in the speculative prefetching mode.



Background / Summary: Show background / summary

Drawing Descriptions: Show drawing descriptions

Description: Show description

Forward References: Show 1 U.S. patent(s) that reference this one

       
U.S. References: Go to Result Set: All U.S. references   |  Forward references (1)   |   Backward references (4)   |   Citation Link

Buy
PDF		 Patent  Pub.Date  Inventor Assignee   Title
Buy PDF- 17pp US6085291  2000-07 Hicks et al.  International Business Machines Corporation System and method for selectively controlling fetching and prefetching of data to a processor
Buy PDF- 15pp US6317810  2001-11 Lopez-Aguado et al.  Sun Microsystems, Inc. Microprocessor having a prefetch cache
Buy PDF- 13pp US6317820  2001-11 Shiell et al.  Texas Instruments Incorporated Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism
Buy PDF- 16pp US6381678  2002-04 Fu et al.  Intel Corporation Processing ordered data requests to a memory
       
Foreign References: None

Other References:
  • Handy, Jim; The Cache Memory Book, Second Edition, 1998.
  • Jegou, et al., Speculative Prefetching, 1993, pp. 59-62.


    • Continuity Data:
    Application Number Filed Notes
    US2003000693303 2003-10-24  is a related to the prior publication
         US20040088491A1 issued 2004-05-06  Apparatus and method for speculative prefetching after data cache misses
    >US2003000693303< 2003-10-24  is a continuation of
    US2001000755719  2001-01-04   (granted)
         US6665776 issued 2003-12-16   Apparatus and method for speculative prefetching after data cache misses
    >US2003000693303<   is a continuation of
    US2001000755719  2001-01-04
         US6665776 issued 2003-12-16   Apparatus and method for speculative prefetching after data cache misses


    Inquire Regarding Licensing

    Powered by Verity
    Plaques from Patent Awards      Gallery of Obscure PatentsNominate this for the Gallery...

    Thomson Reuters Copyright © 1997-2010 Thomson Reuters 
    Subscriptions  |  Web Seminars  |  Privacy  |  Terms & Conditions  |  Site Map  |  Contact Us  |  Help