USB smart switch with packet re-ordering for interleaving among multiple flash-memory endpoints aggregated as a single virtual USB endpoint (US7073010)

a transaction manager, coupled to control the virtual USB bridge to act as a USB hub by passing USB packets from the host to the plurality of memory blocks through the virtual USB bridge when operating in a hub mode, but for acting as a single USB endpoint to the host when operating in a single-endpoint mode;

wherein the transaction manager passes data between the host and the memory blocks but intercepts and modifies packets from the host to generates secondary USB packets over the USB bus segments to the memory blocks when operating in the single-endpoint mode;

wherein the transaction manager re-orders secondary packets to the memory blocks on the USB bus segments relative to a packet order of corresponding packets on the host USB bus to initiate overlapping accesses of two of the memory blocks;

wherein the memory blocks and the USB bus segments are hidden from the host by the transaction manager when operating in the single-endpoint mode, but visible as USB endpoints to the host when operating in hub mode,

whereby the dual-mode USB switch operates in modes having multiple endpoints or a single endpoint for multiple downstream memory blocks.

Background / Summary:

Show background / summary

Drawing Descriptions:

Show drawing descriptions

Description:

Show description

Forward References:

Show 12 U.S. patent(s) that reference this one

U.S. References:

Go to Result Set: All U.S. references | Forward references (12) | Backward references (18) | Citation Link

Patent	Pub.Date	Inventor	Assignee	Title
US5835791	1998-11	Goff et al.	VLSI Technology, Inc.	Versatile connection of a first keyboard/mouse interface and a second keyboard/mouse interface to a host computer
US6044428	2000-03	Rayabhari	Fairchild Semiconductor Corporation	Configurable universal serial bus node
US6230226	2001-05	Hu et al.	Intel Corporation	Compound device implementing hub and function endpoints on a single chip
US6282670	2001-08	Rezaul Islam et al.	International Business Machines Corporation	Managing defective media in a RAID system
US6282671	2001-08	Islam et al.	International Business Machines Corporation	Method and system for improved efficiency of parity calculation in RAID system
US6389029	2002-05	McAlear	Nortel Networks Limited	Local area network incorporating universal serial bus protocol
US6445704	2002-09	Howes et al.	Cisco Technology, Inc.	Method and apparatus for virtualizing a locally initiated outbound connection from a connection manager
US6457068	2002-09	Nayyar et al.	Intel Corporation	Graphics address relocation table (GART) stored entirely in a local memory of an expansion bridge for address translation
US6519678	2003-02	Basham et al.	International Business Machines Corporation	Virtualization of data storage drives of an automated data storage library
US6553408	2003-04	Merrell et al.	Dell Products L.P.	Virtual device architecture having memory for storing lists of driver modules
US6553446	2003-04	Miller	Silicon Graphics Inc.	Modular input/output controller capable of routing packets over busses operating at different speeds
US6574709	2003-06	Skazinski et al.	International Business Machine Corporation	System, apparatus, and method providing cache data mirroring to a data storage system
US6587898	2003-07	Larson et al.	Dell Products, L.P.	Universal serial bus PC synchronization algorithm for peripheral devices
US6633998	2003-10	Lau	General Electric Company	Multiple communications port unit and computer architecture
US6862643	2005-03	Wu et al.	Prolific Technology, Inc.	USB compound device operates a plurality of devices by using the same USB logic circuit and the method for implementation thereof
US20020152348A1	2002-10	Scales et al.		Method of configuring electronic devices
US20040008705A1	2004-01	Lindsay		System, method, and apparatus for load-balancing to a plurality of ports
US20040015596A1	2004-01	Sapuram et al.		Electronic commerce community networks and intra/inter community secure routing implementation