Native copy instruction for file-access processor with copy-rule-based validation (US7191318)


	Parent Case:			CROSS REFERENCE TO RELATED APPLICATIONS This application is a continuation-in-part of the co-pending application for Functional-Level Instruction-Set Computer Architecture for Processing Application-Layer Content-Service Requests Such as File-Access Requests, U.S. Ser. No. 10/248,029, filed Dec. 12, 2002.
	Family:			Show 9 known family members
	First Claim: Show all 21 claims			1. A processor comprising: an instruction decoder for decoding instructions in a program being executed by the processor, the instructions including a copy instruction; a plurality of memory resources for storing data, including a register file containing registers that store operands operated upon by the instructions, the registers being identified by operand fields in the instructions decoded by the instruction decoder; a copy unit, activated by the instruction decoder when the copy instruction is decoded, for performing a copy operation indicated by the copy instruction, the copy operation reading a data block from a source resource in the plurality of memory resources, the source resource specified by the copy instruction, the copy operation writing the data block to a destination resource in the plurality of memory resources, the destination resource specified by the copy instruction, the copy operation parsing the data block to create a series of pointers that correspond to a series of data-items within the data block, wherein at least one of the data-items includes a file name or file handle.
	Background / Summary:			Show background / summary
	Drawing Descriptions:			Show drawing descriptions
	Description:			Show description
	Forward References:			Show 13 U.S. patent(s) that reference this one

U.S. References:

Go to Result Set: All U.S. references | Forward references (13) | Backward references (21) | Citation Link

Patent	Pub.Date	Inventor	Assignee	Title
US3717851	1973-02	Cocke et al.		PROCESSING OF COMPACTED DATA
US4520439	1985-05	Liepa	Sperry Corporation	Variable field partial write data merge
US4598359	1986-07	Boothroyd et al.	Honeywell Information Systems Inc.	Apparatus for forward or reverse reading of multiple variable length operands
US5187796	1993-02	Wang et al.	Computer Motion, Inc.	Three-dimensional vector co-processor having I, J, and K register files and I, J, and K execution units
US5222225	1993-06	Groves	International Business Machines Corporation	Apparatus for processing character string moves in a data processing system
US5282201	1994-01	Frank et al.	Kendall Square Research Corporation	Dynamic packet routing network
US5495592	1996-02	James et al.	Apple Computer, Inc.	System for finding and setting address portion of variable-length character string by XOR-ing portion in number of bytes within single instruction
US5761521	1998-06	Chilinski et al.	International Business Machines Corporation	Processor for character strings of variable length
US5931940	1999-08	Shelton et al.	Unisys Corporation	Testing and string instructions for data stored on memory byte boundaries in a word oriented machine
US6052693	2000-04	Smith et al.	Harlequin Group Plc	System for assembling large databases through information extracted from text sources
US6321310	2001-11	McCarthy et al.	Hewlett-Packard Company	Memory architecture for a computer system
US6330623	2001-12	Wu et al.	VLSI Technology, Inc.	System and method for maximizing DMA transfers of arbitrarily aligned data
US6349379	2002-02	Gibson et al.	Canon Kabushiki Kaisha	System for executing instructions having flag for indicating direct or indirect specification of a length of operand data
US6389527	2002-05	Raam et al.	Kabushiki Kaisha Toshiba	Microprocessor allowing simultaneous instruction execution and DMA transfer
US6408433	2002-06	Click et al.	Sun Microsystems, Inc.	Method and apparatus for building calling convention prolog and epilog code using a register allocator
US6453365	2002-09	Habot	GlobespanVirata, Inc.	Direct memory access controller having decode circuit for compact instruction format
US6457073	2002-09	Barry et al.	Bops, Inc.	Methods and apparatus for providing data transfer control
US6622214	2003-09	Vogt et al.	Intel Corporation	System and method for maintaining memory coherency in a computer system having multiple system buses
US6636950	2003-10	Mithal et al.	Massachusetts Institute of Technology	Computer architecture for shared memory access
US6915372	2005-07	Magill et al.	Tellabs Operations, Inc.	Methods and apparatus for managing traffic through a buffered crossbar switch fabric
US6944683	2005-09	Barry et al.	PTS Corporation	Methods and apparatus for providing data transfer control