 |
|
|
|
|
|
 Title: |
US7225383:
System and method for enhancing communication between devices in a computer system
[ Derwent Title ]
|
| Country: |
US United States of America
|
| |
| Inventor: |
Wood, David; Madison, WI, United States of America
Zak, Jr., Robert C.; Bolton, MA, United States of America
Wong-Chan, Monica; Concord, MA, United States of America
Jackson, Christopher J.; Westford, MA, United States of America
Webber, Thomas P.; Petersham, MA, United States of America
Hill, Mark D.; Madison, WI, United States of America
|
| Assignee: |
Sun Microsystems, Inc., Santa Clara, CA, United States of America
other patents from SUN MICROSYSTEMS, INC. (551495) (approx. 3,879)
News, Profiles, Stocks and More about this company
|
| Published / Filed: |
2007-05-29
/ 2000-01-19
|
| Application Number: |
US2000000487529
|
| IPC Code: |
Advanced:
G06F 11/00;
G06F 11/14;
G06F 13/00;
G06F 13/42;
H04L 29/08;
Core:
more...
|
| ECLA Code: |
G06F13/42P;
|
| U.S. Class: |
714/749;
370/252;
707/001;
|
| Field of Search: |
714/048,735-737,748-749,2,750
709/321-327
370/216,252,394
455/438
707/001
|
| Priority Number: |
| 2000-01-19 |
US2000000487529 |
|
| Abstract: |
An apparatus and method for resending a request in a computer system using a delay value is provided. In response to receiving a request, a target device in a computer system may detect that it is temporarily unable to process the request. The target device can send a response to the sending device to indicate that it is temporarily unavailable. The response can include a delay value that can provide a hint to the sending device as to when to resend the request. The target device may generate the delay value according to the type of condition that is causing it to be temporarily unavailable. The delay value may be generated according to a static heuristic or a dynamic algorithm based on previous temporarily unavailable conditions. The delay value may also be used by an error recovery mechanism where a sending device exceeds a retry limit for a particular request.
|
| Attorney, Agent or Firm: |
Meyertons Hood Kivlin Kowert & Goetzel, P.C. ;
Kivlin, B. Noël ;
|
| Primary / Asst. Examiners: |
Thomson, William; Hoang, Phuong N.
|
| INPADOC Legal Status: |
Show legal status actions
Family Legal Status Report
|
| Family: |
Show 7 known family members
|
First Claim:
Show all 27 claims |
1. A computer system comprising: a first device; a second device coupled to said first device; wherein said first device is configured to convey a first request to said second device, wherein said second device is configured to receive said first request, wherein said second device is configured to detect a temporarily unavailable condition, wherein said second device is configured to convey a response to said first device corresponding to said first request, and wherein said response includes a delay value corresponding to said temporarily unavailable condition; wherein said delay value corresponds to a first value in response to said temporarily unavailable condition corresponding to a first type of condition and wherein said delay value corresponds to a second value in response to said temporarily unavailable condition corresponding to a second type of condition; and wherein, in response to said first device re-conveying said first request to said second device in excess of a retry limit, said first device and said second device are configured to cause an error recovery mechanism to be initiated.
|
| Background / Summary: |
Show background / summary
|
| Drawing Descriptions: |
Show drawing descriptions
|
| Description: |
Show description
|
| Forward References: |
Show 1 U.S. patent(s) that reference this one
|
|
|
|
|
|
|
| Foreign References: |
None
|
| Other References: |
International Search Report, application No. PCT/US 01/01901, mailed Nov. 5, 2001.
IEEE Std 802.3, 2000 Edition, “Local and Metropolitan Area Networks,” p. 58.
InfiniBand™ Architecture Release 1.0, Oct. 2000, pp. 238-310.
Anderson, “The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors,” IEEE Transactions on Parallel and Distributed Systems, vol. 1, No. 1, Jan. 1990, pp. 6-16.
MBUS Interface Specification, © 1990-1997 SPARC International, Inc.
|
|
 Nominate this for the Gallery...
|
|
