 |
 |
|
|
|
|
Title: |
US7734833:
Method for scheduling operations called by a task on a real-time or non-real time processor
[ Derwent Title ]

|
Country: |
US United States of America

|
| |
Inventor: |
McKenney, Paul Edward; Beaverton, OR, United States of America

|
Assignee: |
International Business Machines Corporation, Armonk, NY, United States of America
other patents from INTERNATIONAL BUSINESS MACHINES CORPORATION (280070) (approx. 44,393)
News, Profiles, Stocks and More about this company

|
Published / Filed: |
2010-06-08
/ 2005-09-08

|
Application Number: |
US2005000222525

|
IPC Code: |
Advanced:
G06F 3/00;
G06F 9/44;
G06F 9/46;

|
ECLA Code: |
G06F9/50A6E; G06F9/48C4S1;

|
U.S. Class: |
710/005;
710/006;
710/015;
712/220;
712/225;
718/102;
718/105;

|
Field of Search: |
710/005

|
Priority Number: |
| 2005-02-02 |
US2005000222525 |

|
Abstract: |
Provided is a method for scheduling operations called by a task on a real-time or non-real-time processor. Execution durations are provided for operations. A call is received from a task for an operation. A determination is made of a latency requirement for a first processor and of the execution duration of the called operation. The called operation is executed on the first processor in response to determining that the determined execution duration is less than the latency requirement. The called operation is executed on a second processor in response to determining that the determined execution duration is greater than the latency requirement.

|
Attorney, Agent or Firm: |
Lieberman & Brandsdorfer, LLC ;

|
Primary / Asst. Examiners: |
Tsai, Henry W. H.; Sun, Michael

|
INPADOC Legal Status: |
Show legal status actions
Family Legal Status Report

|
Family: |
Show 2 known family members

|
First Claim:
Show all 20 claims |
1. A method, comprising: receiving a call from a real-time task for an operation, wherein said real time task is required to complete within a given time interval; prior to starting an execution of the operation, determining a latency requirement for a real time processor, said latency requirement defined as a maximum delay within which all tasks assigned to the real time processor are guaranteed to begin execution; prior to starting the execution of the operation, determining a maximum execution duration of the called operation; executing the called operation on the real time processor in response to determining that the determined execution duration is less than the latency requirement; and executing the called operation on a non real time processor in response to determining that the determined execution duration is greater than the latency requirement.

|
Background / Summary: |
Show background / summary

|
Drawing Descriptions: |
Show drawing descriptions

|
Description: |
Show description

|
 |
 |
|
|
|
|
U.S. References: |
Go to Result Set:
All U.S. references
| No patents reference this one
|
Backward references (30)
|
Citation Link

Buy PDF |
Patent |
Pub.Date |
Inventor |
Assignee |
Title |
|
US5349656 |
1994-09 |
Kaneko et al. |
Hitachi, Ltd. |
Task scheduling method in a multiprocessor system where task selection is determined by processor identification and evaluation information
|
|
US5872972 |
1999-02 |
Boland et al. |
NCR Corporation |
Method for load balancing a per processor affinity scheduler wherein processes are strictly affinitized to processors and the migration of a process from an affinitized processor to another available processor is limited
|
|
US5961585 |
1999-10 |
Hamlin |
Apple Computer, Inc. |
Real time architecture for computer system
|
|
US5995745 |
1999-11 |
Yodaiken |
|
Adding real-time support to general purpose operating systems
|
|
US6085218 |
2000-07 |
Carmon |
International Business Machines Corporation |
Monitoring processor execution cycles to prevent task overrun in multi-task, hard, real-time system
|
|
US6110220 |
2000-08 |
Dave et al. |
Lucent Technologies Inc. |
Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures
|
|
US6148389 |
2000-11 |
So |
Texas Instruments Incorporated |
PC circuits, systems and methods
|
|
US6167425 |
2000-12 |
Beckhoff |
|
System for implementing a real time control program in a non-real time operating system using interrupts and enabling a deterministic time charing between the control program and the operating system
|
|
US6269391 |
2001-07 |
Gillespie |
Novell, Inc. |
Multi-processor scheduling kernel
|
|
US6560717 |
2003-05 |
Scott et al. |
Art Technology Group, Inc. |
Method and system for load balancing and management
|
|
US6662203 |
2003-12 |
Kling et al. |
Telefonaktiebolaget LM Ericsson (publ) |
Batch-wise handling of signals in a processing system
|
|
US6665872 |
2003-12 |
Krishnamurthy et al. |
Sarnoff Corporation |
Latency-based statistical multiplexing
|
|
US6708194 |
2004-03 |
Korn |
AT&T Corp. |
Porting POSIX-conforming operating systems to Win32 API-conforming operating systems
|
|
US7165252 |
2007-01 |
Xu |
|
Method of scheduling executions of processes with various types of timing properties and constraints
|
|
US7308686 |
2007-12 |
Fotland et al. |
Ubicom Inc. |
Software input/output using hard real time threads
|
|
US7353517 |
2008-04 |
Accapadi et al. |
International Business Machines Corporation |
System and method for CPI load balancing in SMT processors
|
|
US7446773 |
2008-11 |
Alben et al. |
NVIDIA Corporation |
Apparatus, system, and method for integrated heterogeneous processors with integrated scheduler
|
|
US7502910 |
2009-03 |
Damron |
Sun Microsystems, Inc. |
Sideband scout thread processor for reducing latency associated with a main processor
|
|
US20010054055 |
2001-12 |
Bollella |
|
SYSTEM AND METHOD FOR SUPPORTING REAL-TIME COMPUTING WITHIN GENERAL PURPOSE OPERATING SYSTEMS
|
|
US20020038416 |
2002-03 |
Fotland et al. |
|
System and method for reading and writing a thread state in a multithreaded central processing unit
|
|
US20020073129 |
2002-06 |
Wang et al. |
|
Integrated multi-component scheduler for operating systems
|
|
US20020078121 |
2002-06 |
Ballantyne |
|
Real-time scheduler
|
|
US20030088606 |
2003-05 |
Miller et al. |
Honeywell International Inc. |
Budget transfer mechanism for time-partitioned real-time operating systems
|
|
US20040015971 |
2004-01 |
Spoltore et al. |
Quicksilver Technology, Inc. |
Method and system for real-time multitasking
|
|
US20040030872 |
2004-02 |
Schlansker |
|
System and method using differential branch latency processing elements
|
|
US20040088704 |
2004-05 |
Owen et al. |
Advanced Simulation Technology, Inc. |
Method for running real-time tasks alongside a general purpose operating system
|
|
US20040187120 |
2004-09 |
Moore et al. |
Globespan Virata Inc. |
System and method for scheduling thread execution
|
|
US20050015768 |
2005-01 |
Moore |
|
System and method for providing hardware-assisted task scheduling
|
|
US20050177344 |
2005-08 |
Khaleel |
Newisys, Inc. A Delaware corporation |
Histogram performance counters for use in transaction latency analysis
|
|
US20050251806 |
2005-11 |
Auslander et al. |
|
Enhancement of real-time operating system functionality using a hypervisor
|
|
 |
 |
|
|
|
|
Foreign References: |
None

|
Other References: |
U.S. Patent Application entitled “Hard Real-Time Response”, U.S. Appl. No. 11/017,083, filed Dec. 20, 2004, by inventors P.E. McKenny and D. Sarma.
V. Yodaiken, “FSMLabs RTLinux Hard Realtime OS and POSIX 1003.13”, FSMLabs Inc., pp. 1-33.
P. Gerum, “RTAI Fusion”, [online] Nov. 3, 2003, pp. 1.7, [Retrieved Jun. 2, 2005] Retrieved at URL.
P. Marquet et al., “An Asymmetric Model for Real-Time and Load Balancing on Linux SMP* ”, LIFL Report # 2004-04, Laboratoire d'informatique fondamentale de Lille Universite des sciences et technologies de Lille France, Apr. 2004, pp. 1-10.
P.E. McKenney,“[RFC][Patch] Restricted Hard Realtime”, Oct. 23, 2004, pp. 1-5, [online][retrieved Sep. 8, 2005] http://marc.theaimsgroup.com/?1=linux-kernel&m=109856136810690&w=2.

|
Continuity Data: |
| Application Number | Filed | Notes |
|
|
US2005000222525 | 2005-09-08 | is a
related to the prior publication |
| |
US20070083871A1 issued 2007-04-12 Scheduling operations called by a task on a real-time or non-real-time processor
|
|

|


|
Nominate this for the Gallery...

|
|